Table of Contents
Advertisement
CS#
SCLK
2 cycles
2 cycles
Data N
Data N+1
IO0
4
0
4
IO1
5
1
5
IO2
6
2
6
IO3
7
3
7
Figure 15.5.2.2 XIP Example - Spansion S25FL128S Continuous Quad I/O Read Command Sequence
In memory mapped access mode, the QSPI automates toggling of the slave select signal and executing address,
dummy, and data cycles so that the CPU will be able to read the external Flash memory mapped to the system
memory area. This further reduces CPU overhead.
The transfer mode can be configured for address, dummy, and data cycles individually. The address cycle supports
24 and 32-bit addresses. The QSPI considers that the mode cycle (or XIP activation/termination confirmation) is a
part of the dummy cycle, so a mode cycle is sent out on the I/O data line in a dummy cycle.
The memory mapped access area for external Flash memory in the system memory area is used to map the external
Flash memory and to access from the CPU. Up to 4G-byte Flash memory can be accessed from this area using a
remapping register. Once the external Flash memory is set into XIP mode and a read command is sent in register
access mode, the CPU can directly read external Flash memory data through this area. When a read access to a non-
sequential address occurs in memory mapped access mode, the QSPI automatically executes a new address and
dummy cycles. When memory mapped access mode is disabled by setting a register, the QSPI executes an address
cycle and a dummy cycle including a mode byte that specifies to terminate XIP mode.
Memory mapped access mode supports 8, 16, and 32-bit read accesses.
The 32-bit access is mainly used to read data in a large memory block sequentially. In this access, up to two 32-
bit data are prefetched into the internal FIFO. Therefore, zero-wait read access is possible if the desired data has
already been fetched in the FIFO.
The 8 and 16-bit accesses are mainly used to read data in a small memory block or to read data from non-sequential
addresses. Prefetching is not performed as it is unnecessary in non-sequential read. Therefore, overhead of a couple
of clocks occurs between accesses.
The QSPI allows incorporating 8 and 16-bit accesses into 32- bit accesses. Prefetching data into FIFO is only per-
formed immediately after a 32-bit read. An 8 or 16-bit read at the sequential address after a 32-bit read allows zero-
wait read if the desired data has already been fetched in the FIFO.
15.5.3 Initialization
QSPI Ch.n should be initialized with the procedure shown below.
1. <Master mode only> Generate a clock by controlling the 16-bit timer and supply it to QSPI Ch.n.
2. Configure the following QSPI_nMOD register bits:
- QSPI_nMOD.PUEN bit
- QSPI_nMOD.NOCLKDIV bit
- QSPI_nMOD.LSBFST bit
- QSPI_nMOD.CPHA bit
- QSPI_nMOD.CPOL bit
- QSPI_nMOD.MST bit
S1C31D41 TECHNICAL MANUAL
(Rev. 1.1)
6 cycles
24-bit address
0
20
4
1
21
5
2
22
6
3
23
7
The QSPI treats the dummy cycle as 6 cycles including 1 driving cycle.
(QSPI_nMMACFG2.DUMDL[3:0] bits = 0x0, QSPI_nMMACFG2.DUMLN[3:0] bits = 0x5)
The QSPI treats the data cycle as 2 cycles including 2 driving cycles.
(QSPI_nMOD.CHDL[3:0] bits = 0x1, QSPI_nMOD.CHLN[3:0] bits = 0x1)
(3-byte address, LC = 0b00)
(Enable input pin pull-up/down)
(Select master mode operating clock)
(Select MSB first/LSB first)
(Select clock phase)
(Select clock polarity)
(Select master/slave mode)
Seiko Epson Corporation
15 Quad Synchronous Serial Interface (QSPI)
2 cycles
4 cycles
Mode
Dummy
0
0
4
1
1
5
2
2
6
3
3
7
2 cycles
2 cycles
Data 1
Data 2
4
0
4
0
5
1
5
1
6
2
6
2
7
3
7
3
15-11
Advertisement
Table of Contents
