0X5340-0X5347; Remote Controller - Epson S1C17001 Technical Manual

Cmos 16-bit single chip microcontroller
Table of Contents

Advertisement

0x5340–0x5347
Register name Address
Bit
REMC
0x5340
D7–2 –
Configuration
(8 bits)
Register
D1
(REMC_CFG)
D0
REMC
0x5341
D7–4 CGCLK[3:0] Carrier generator clock select
Prescaler Clock
(8 bits)
Select Register
(REMC_PSC)
D3–0 LCCLK[3:0] Length counter clock select
REMC H Carrier
0x5342
D7–6 –
Length Setup
(8 bits)
Register
D5–0 REMCH[5:0] H carrier length setup
(REMC_CARH)
REMC L Carrier
0x5343
D7–6 –
Length Setup
(8 bits)
Register
D5–0 REMCL[5:0] L carrier length setup
(REMC_CARL)
REMC
0x5344
D7–1 –
Status Register
(8 bits)
(REMC_ST)
D0
REMC Length
0x5345
D7–0 REMLEN[7:0] Transmit/receive data length count
Counter Register
(8 bits)
(REMC_LCNT)
REMC Interrupt
0x5346
D7–3 –
Mask Register
(8 bits)
D2
(REMC_IMSK)
D1
D0
REMC Interrupt
0x5347
D7–3 –
Flag Register
(8 bits)
D2
(REMC_IFLG)
D1
D0
S1C17001 TECHNICAL MANUAL
Name
Function
reserved
REMMD
REMC mode select
REMEN
REMC enable
(Prescaler output clock)
(Prescaler output clock)
reserved
reserved
reserved
REMDT
Transmit/receive data
(down counter)
reserved
REMFIE
Falling edge interrupt enable
REMRIE
Rising edge interrupt enable
REMUIE
Underflow interrupt enable
reserved
REMFIF
Falling edge interrupt flag
REMRIF
Rising edge interrupt flag
REMUIF
Underflow interrupt flag
EPSON
APPENDIX A I/O REGISTER LIST

Remote Controller

Setting
Init. R/W
1 Receive
0 Transmit
1 Enable
0 Disable
CGCLK[3:0]
0x0 R/W
Clock
LCCLK[3:0]
0xf
reserved
0xe
PCLK-1/16384
0xd
PCLK-1/8192
0xc
PCLK-1/4096
0xb
PCLK-1/2048
0xa
PCLK-1/1024
0x9
PCLK-1/512
0x8
PCLK-1/256
0x0 R/W
0x7
PCLK-1/128
0x6
PCLK-1/64
0x5
PCLK-1/32
0x4
PCLK-1/16
0x3
PCLK-1/8
0x2
PCLK-1/4
0x1
PCLK-1/2
0x0
PCLK-1/1
0x0 to 0x3f
0x0 R/W
0x0 to 0x3f
0x0 R/W
1 1 (H)
0 0 (L)
0x0 to 0xff
0x0 R/W
1 Enable
0 Disable
1 Enable
0 Disable
1 Enable
0 Disable
1 Cause of
0 Cause of
interrupt
interrupt not
occurred
occurred
Remarks
0 when being read.
0
R/W
0
R/W
0 when being read.
0 when being read.
0 when being read.
0
R/W
0 when being read.
0
R/W
0
R/W
0
R/W
0 when being read.
0
R/W Reset by writing 1.
0
R/W
0
R/W
327

Advertisement

Table of Contents
loading

Table of Contents