0X50C4: 8-Bit Osc1 Timer Interrupt Flag Register (T8Osc1_Iflg) - Epson S1C17001 Technical Manual

Cmos 16-bit single chip microcontroller
Table of Contents

Advertisement

14 8-BIT OSC1 TIMER (T8OSC1)

0x50c4: 8-bit OSC1 Timer Interrupt Flag Register (T8OSC1_IFLG)

Register name Address
Bit
8-bit OSC1
0x50c4
D7–1 –
Timer Interrupt
(8 bits)
D0
Flag Register
(T8OSC1_IFLG)
D[7:1]
Reserved
D0
T8OIF: 8-bit OSC1 Timer Interrupt Flag
Interrupt flag indicating the compare match interrupt factor occurrence status.
1(R):
Interrupt factor present
0(R):
No interrupt factor (default)
1(W):
Reset flag
0(W):
Disabled
T8OIF is the T8OSC1 module interrupt flag. Setting T8OIE (D0/T8OSC1_IMSK register) to 1 sets this
to 1 when the counter matches the compare data register setting during counting. An 8-bit OSC1 timer
interrupt request signal output simultaneously to the ITC sets the ITC 8-bit OSC1 timer interrupt flag to
1 and generates an interrupt if the ITC and S1C17 core interrupt conditions are met.
The following processes must be performed to manage the interrupt factor occurrence state using this
register.
1. Set the ITC 8-bit OSC1 timer interrupt trigger mode to level trigger mode.
2. Reset the T8OSC1 module interrupt flag T8OIF within the interrupt processing routine after the in-
terrupt occurs (this also resets the ITC interrupt flag).
T8OIF is reset by writing as 1.
Note: To prevent generating unnecessary interrupts, reset T8OIF before permitting compare
match interrupts using T8OIE (D0/T8OSC1_IMSK register).
174
Name
Function
reserved
T8OIF
8-bit OSC1 timer interrupt flag
Setting
1 Cause of
0 Cause of
interrupt
occurred
EPSON
Init. R/W
Remarks
0 when being read.
0
R/W Reset by writing 1.
interrupt not
occurred
S1C17001 TECHNICAL MANUAL

Advertisement

Table of Contents
loading

Table of Contents