Direction (Dir) — Tcsr Bit 11; Data Input (Di) — Tcsr Bit 12; Data Output (Do) — Tcsr Bit 13 - Motorola DSP56305 User Manual

24-bit digital signal processor
Table of Contents

Advertisement

• In PWM mode (7), the counter is reloaded each time counter overflow occurs.
• In Measurement (4–5) modes, if the TE bit is also set, the counter is preloaded
with the TLR value on each appropriate edge of the input signal.
If the TRM bit is cleared, for each mode, the counter operates as free running counter
and is incremented on each incoming event. The TRM bit is cleared by a hardware
RESET signal or a software RESET instruction.
9.3.3.7
Direction (DIR) — TCSR Bit 11
The Direction (DIR) bit determines the behavior of the TIO signal when it is used as a
GPIO signal. When the DIR bit is set, the TIO signal is an output; when the DIR bit is
cleared, the TIO signal is an input. The TIO signal can be used as a GPIO signal only
when the TC[3:0] bits are all cleared. If any of the TC[3:0] bits are set, then the GPIO
function is disabled and the DIR bit has no effect.
The DIR bit is cleared by a hardware RESET signal or a software RESET instruction.
9.3.3.8
Data Input (DI) — TCSR Bit 12
The Data Input (DI) bit reflects the value of the TIO input signal. If the INV bit is set, the
value of the TIO signal is inverted before it is written to the DI bit. If the INV bit is
cleared, the value of the TIO signal is written directly to the DI bit.
The DI bit is cleared by a hardware RESET signal or a software RESET instruction.
9.3.3.9
Data Output (DO) — TCSR Bit 13
The Data Output (DO) bit is the source of the TIO value when it is a data output signal.
The TIO signal is data output when the GPIO mode is enabled and DIR is set. A value
written to the DO bit is written to the TIO signal. If the INV bit is set, the value of the DO
bit is inverted when written to the TIO signal. When the INV bit is cleared, the value of
the DO bit is written directly to the TIO signal. When GPIO mode is disabled, writing the
DO bit has no effect.
The DO bit is cleared by a hardware RESET signal or a software RESET instruction.
MOTOROLA
DSP56305 User's Manual
Timer/Event Counter
Timer Architecture
9-15

Advertisement

Table of Contents
loading

Table of Contents