External Interrupt Mode Register (Extmode - 0Xe01F C148); External Interrupt Polarity Register (Extpolar - 0Xe01F C14C) - Philips LPC2101 User Manual

Philips Semiconductors
Volume 1
Table 10:
Bit
2
14:3
15

3.5.4 External Interrupt Mode register (EXTMODE - 0xE01F C148)

The bits in this register select whether each EINT pin is level- or edge-sensitive. Only pins
that are selected for the EINT function (see
VICIntEnable register (see
External Interrupt function (though of course pins selected for other functions may cause
interrupts from those functions).
Note: Software should only change a bit in this register when its interrupt is
disabled in the VICIntEnable register, and should write the corresponding 1 to the
EXTINT register before enabling (initializing) or re-enabling the interrupt, to clear
the EXTINT bit that could be set by changing the mode.
Table 11:
Bit
0
1
2
7:3

3.5.5 External Interrupt Polarity register (EXTPOLAR - 0xE01F C14C)

In level-sensitive mode, the bits in this register select whether the corresponding pin is
high- or low-active. In edge-sensitive mode, they select whether the pin is rising- or
falling-edge sensitive. Only pins that are selected for the EINT function (see
on page
cause interrupts from the External Interrupt function (though of course pins selected for
other functions may cause interrupts from those functions).
Note: Software should only change a bit in this register when its interrupt is
disabled in the VICIntEnable register, and should write the corresponding 1 to the
EXTINT register before enabling (initializing) or re-enabling the interrupt, to clear
the EXTINT bit that could be set by changing the polarity.
User manual
Interrupt Wake-up register (INTWAKE - address 0xE01F C144) bit description
Symbol Description
EXTWAKE2 When one, assertion of EINT2 will wake up the processor from
Power-down mode.
- Reserved, user software should not write ones to reserved bits.
The value read from a reserved bit is not defined.
RTCWAKE When one, assertion of an RTC interrupt will wake up the
processor from Power-down mode.
Section 5.4.4 on page
External Interrupt Mode register (EXTMODE - address 0xE01F C148) bit
description
Symbol Value Description
EXTMODE0 0 Level-sensitivity is selected for EINT0.
1 EINT0 is edge sensitive.
EXTMODE1 0 Level-sensitivity is selected for EINT1.
1 EINT1 is edge sensitive.
EXTMODE2 0 Level-sensitivity is selected for EINT2.
1 EINT2 is edge sensitive.
- - Reserved, user software should not write ones to reserved
bits. The value read from a reserved bit is not defined.
66) and enabled in the VICIntEnable register (see
Rev. 01 — 12 January 2006
Chapter 3: System control block
Section 7.4 on page 66) and enabled via the
48) can cause interrupts from the
Section 5.4.4 on page
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
UM10161
Reset
value
0
NA
0
Reset
value
0
0
0
NA
Section 7.4
48) can
21