Mitsubishi Electric Q26UD(E)HCPU User Manual page 461

Melsecq series
Hide thumbs Also See for Q26UD(E)HCPU:
Table of Contents

Advertisement

(2) System information
Number
Name
LED OFF
OFF  ON: LED OFF
SM202
command
SM203
STOP contact
STOP status
SM204
PAUSE contact
PAUSE status
OFF: PAUSE disabled
SM206
PAUSE enable coil
ON: PAUSE enabled
Clock data set
OFF: Ignored
SM210
request
ON: Set request
OFF: No error
SM211
Clock data error
ON: Error
Clock data read
OFF: Ignored
SM213
request
ON: Read request
OFF: CPU No.1
CPU No.1
SM220
preparation
ON: CPU No.1
completed
OFF: CPU No.2
CPU No.2
SM221
preparation
ON: CPU No.2
completed
OFF: CPU No.3
CPU No.3
SM222
preparation
ON: CPU No.3
completed
OFF: CPU No.4
CPU No.4
SM223
preparation
ON: CPU No.4
completed
OFF: Online module
Online module
SM235
change flag
ON: Online module
Meaning
Explanation
When this relay turns on from off, the
LED corresponding to each bit in SD202
turns off.
This relay is on when the module is in the
STOP status.
This relay is on when the module is in the
PAUSE status.
The status changes to PAUSE if this relay
is on when the PAUSE contact turns on.
Clock data stored in SD210 to SD213 are
written to the CPU module after the END
instruction execution in the scan where
this relay is turned on.
This relay turns on if an error occurs in
the clock data (SD210 to SD213), and is
off while there is no error.
This relay is turned on to read clock data
and store them as BCD values into
SD210 to SD213.
Turns on when an access to CPU No.1
from another CPU becomes possible
preparation
after power-on or reset operation. This
uncompleted
relay is used as an interlock for accessing
CPU No.1 when the multiple CPU
preparation
synchronous setting is set to
completed
asynchronous.
Turns on when an access to CPU No.2
from another CPU becomes possible
preparation
after power-on or reset operation. This
uncompleted
relay is used as an interlock for accessing
CPU No.2 when the multiple CPU
preparation
synchronous setting is set to
completed
asynchronous.
Turns on when an access to CPU No.3
from another CPU becomes possible
preparation
after power-on or reset operation. This
uncompleted
relay is used as an interlock for accessing
CPU No.3 when the multiple CPU
preparation
synchronous setting is set to
completed
asynchronous.
Turns on when an access to CPU No.4
from another CPU becomes possible
preparation
after power-on or reset operation. This
uncompleted
relay is used as an interlock for accessing
CPU No.4 when the multiple CPU
preparation
synchronous setting is set to
completed
asynchronous.
change is not in
progress
This relay is on during online module
change. (for host CPU)
change in
progress
Corresponding
Set by
Corresponding
ACPU
(When Set)
M9
U
New
S (Status
M9042
change)
S (Status
M9041
change)
U
M9040
U
M9025
S (Request)
M9026
U
M9028
S (Status
New
change)
S (Status
New
change)
S (Status
New
change)
S (Status
New
change)
S (During
online
New
module
change)
APPENDICES
A
CPU
Qn(H)
QnPH
QnPRH
QnU
LCPU
QCPU
LCPU
QCPU
LCPU
QCPU
LCPU
QCPU
LCPU
QCPU
LCPU
QCPU
LCPU
QCPU
*7
QnU
*7
QnU
*5
QnU
QnPH
459

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents