Mitsubishi Electric Q26UD(E)HCPU User Manual page 553

Melsecq series
Hide thumbs Also See for Q26UD(E)HCPU:
Table of Contents

Advertisement

Number
Name
Meaning
SD774
PID limit
0:
With limit
setting (for
1:
Without
complete
limit
derivative)
SD774
to
SD775
b0 to b14
0:
Refresh not
performed
Refresh
1:
Refresh
processing
performed
selection
b15
when the
0:
Service
COM/CCOM
processing
instruction is
performed
executed
1:
Service
processing
not
performed
SD778
b0 to b14
0:
Refresh not
performed
Refresh
1:
Refresh
processing
performed
selection
b15
when the
0:
Service
COM/CCOM
processing
instruction is
performed
executed
1:
Service
processing
not
performed
Explanation
This register stores the limit of each PID loop as shown
below.
to
b15
b8
b7
SD774
Loop8
This register stores the limit of each PID loop as shown
below.
b15
to
SD774
Loop16
to
SD775
Loop32
to
• Selects whether or not the data is refreshed when the
COM instruction is executed.
• Designation of SD778 is made valid when SM775 turns
ON.
b15
b14
b5
b4
b3
b2
to
SD778
0
• Refresh between multiple CPUs by the COM instruction
is performed under the following conditions.
Data reception from another CPU: When b4 of SD778 is
"1"
Data transmission from host CPU: When b15 of SD778 is
"0"
• Select whether or not each processing is performed
when the COM instruction is executed.
• Designation of SD778 is made valid when SM775 turns
ON.
b15
b14
to
b5
b4
b3
b2
b1
SD778
0
• Refresh between multiple CPUs by the COM instruction
is performed under the following conditions.
Data reception from another CPU: When b4 of SD778 is
"1"
Data transmission from host CPU: When b15 of SD778 is
"0"
• When b2 of SD778 is 1, both the CC-Link IE Controller
Network and MELSECNET/H perform a refresh.
Therefore, when refresh point is large, processing time
for the COM instruction is extended.
Set by
(When
Set)
to
b1
b0
to
Loop2
Loop1
U
b1
b0
Loop2
Loop1
Loop18
Loop17
b1
b0
I/O refresh
CC-Link refresh
MELSECNET/H
refresh
Automatic refresh of
intelligent function
U
modules
Automatic refresh of
CPU shared memory
(Fixed to "0" for
Redundant CPU)
Execution/non-execution
of communication with
programming tool
b0
I/O refresh
CC-Link refresh
Refresh of CC-Link
IE Controller Network
and MELSECNET/H
Automatic refresh of
intelligent function
modules
Automatic refresh of
U
CPU shared memory
(Fixed to "0" for
Redundant CPU)
Execution/non-execution
of communication with
programming tool
APPENDICES
Corresponding
Corresponding
ACPU
CPU
D9
Q00J/Q00
*1
/Q01
New
Qn(H)
QnPRH
QnU
LCPU
*
Q00J/Q00/Q01
1
New
*2
Qn(H)
*4
Qn(H)
New
*3
QnPH
QnPRH
551
A

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents