Download Print this page

Toshiba TLCS-900/H1 Series Manual page 149

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:

Advertisement

Address Memory Map
000000H
Internal I/O, RAM
COMMON-X
(2 Mbytes)
200000H
LOCAL-X
(2 Mbytes)
400000H
LOCAL-Y
(2 Mbytes)
600000H
COMMON-Y
(2 Mbytes)
800000H
LOCAL-Z
(4 Mbytes)
C00000H
COMMON-Z
(4 Mbytes)
FFFF00H
Vector area
FFFFFFH
Note:
is a chip select for not only bank 0 to 15 of LOCAL-Z but also COMMON-Z.
CSZA
Figure 3.8.1 Recommended Memory Map for Maximum Specification (Logical address)
pin (128 Mbytes)
ND
0
CE
pin (128 Mbytes)
ND
1
CE
pin
CS
3
64 Mbytes(2 Mbytes × 32)
Bank 0
1
2
3
15
Bank 0
1
2
3
15
or
pin
SDCS
CS
1
64 Mbytes(2 Mbytes × 32)
Bank 0
1
2
3
15
pin (Note)
CSZA
64 Mbytes(4 Mbytes × 16)
: Internal area
: Overlapped with COMMON area and disabled setting as LOCAL area.
92CH21-147
Memory controller setting
31
31
16
31
80
pin
pin
CSZB
CSZF
TMP92CH21
CS0 area
32 Kbytes
CS3 area
4 Mbytes
CS1 area
4 Mbytes
95
CS2 area
8 Mbytes
2009-06-19

Advertisement

loading

This manual is also suitable for:

Tmp92ch21fgJtmp92ch21