Download Print this page

Toshiba TLCS-900/H1 Series Manual page 173

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:

Advertisement

3.9.3
SFR
SC0MOD0
Bit symbol
(1202H)
Read/Write
Reset State
Function
Transfer
data bit8
Figure 3.9.7 Serial Mode Control Register (Channel 0, SC0MOD0)
7
6
5
TB8
CTSE
RXE
0
0
0
Hand
Receive
shake
function
0: CTS
0: Receive
disable
disable
1: CTS
1: Receive
enable
enable
92CH21-171
4
3
WU
SM1
R/W
0
0
Wakeup
Serial transmission mode
function
00: I/O interface mode
0: Disable
01: 7-bit UART mode
1: Enable
10: 8-bit UART mode
11: 9-bit UART mode
Serial transmission clock source (UART)
00 TMRA0 match detect signal
01 Baud rate generator
10 Internal clock f
11 External clock (SCLK0 input)
Note: The clock selection for the I/O
interface mode is controlled by the
serial control register (SC0CR).
Serial transmission mode
00 I/O interface mode
01
UART mode
10
11
Wakeup function
9-bit UART
0
Interrupt generated
when data is received
1
Interrupt generated
only when
SC0CR<RB8> = 1
Receiving function
0
Receive disabled
1
Receive enabled
Handshake function (
0
Disabled (always transferable)
1
Enabled
Transmission data bit8
TMP92CH21
2
1
0
SM0
SC1
SC0
0
0
0
Serial transmission clock
(UART)
00: TMRA0 trigger
01: Baud rate generator
10: Internal clock f
IO
11: External clock
(SCLK0 input)
IO
7-bit mode
8-bit mode
9-bit mode
Other modes
Don't care
pin)
CTS
2009-06-19

Advertisement

loading

This manual is also suitable for:

Tmp92ch21fgJtmp92ch21