Download Print this page

Toshiba TLCS-900/H1 Series Manual page 539

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:

Advertisement

(18) I
S
2
Symbol
Name
Address
0800H
2
I
S FIFO
I2SBUFR
(Prohibit
buffer (R)
RMW)
0808H
2
I
S FIFO
I2SBUFL
(Prohibit
buffer (L)
RMW)
080EH
2
I
S
I2SCTL0
control
register 0
080FH
7
6
5
R15/R7
R14/R6
R13/R5
Register for transmitting buffer (FIFO)
L15/L7
L14/L6
L13/L5
Register for transmitting buffer (FIFO) (Left channel)
TXE
FMT
BUSY
R/W
R/W
R
0
0
0
Transmit
Mode
Status
2
0: Stop
0: I
S
0: Stop
1: Start
1: SIO
1: Under
transmitting
I2SWLVL
EDGE
I2SFSEL
R/W
R/W
R/W
0
0
0
WS level
Clock
Select for
0: Low left
edge
stereo
1: High left
0: Falling
0: Stereo
1: Rising
(2 channel)
1: Monaural
(1 channel)
92CH21-537
4
3
2
R12/R4
R11/R3
R10/R2
W
Undefined
(Right channel)
L12/L4
L11/L3
L10/L2
W
Undefined
DIR
BIT
MCK1
R/W
R/W
R/W
0
0
0
First bit
Bit
Baud rate
0: MSB
number
00: f
SYS
1: LSB
0: 8 bits
01: f
SYS
1: 16 bits
I2SCKE
R/W
0
Clock
enable
(After
transmit)
0: Operation
1: Stop
TMP92CH21
1
0
R9/R1
R8/R0
L9/L1
L8/L0
MCK0
I2SWCK
R/W
R/W
0
0
WS clock
10: f
/4
0: fs/4
SYS
/2 11: f
/8
1: TA1OUT
SYS
SYSCKE
R/W
0
System
clock
0: Disable
1: Enable
2009-06-19

Advertisement

loading

This manual is also suitable for:

Tmp92ch21fgJtmp92ch21