Download Print this page

Toshiba TLCS-900/H1 Series Manual page 329

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:

Advertisement

3.13.5
Operational description
(1) Reading clock data
1. Using 1Hz interrupt
1Hz interrupt and the count up of internal data synchronize. Therefore, data
can read correctly if reading data after 1Hz interrupt occurred.
2. Using two times reading
There is a possibility of incorrect clock data reading when the internal counter
carries over. To ensure correct data reading, please read twice, as follows:
Start
PAGER<PAGE> = "0" ,
Select PAGE0
Read the clock data
(1st)
Read the clock data
(2nd)
1st data = 2nd data
END
Figure 3.13.2 Flowchart of clock data read
92CH21-327
NO
YES
TMP92CH21
2009-06-19

Advertisement

loading

This manual is also suitable for:

Tmp92ch21fgJtmp92ch21