Download Print this page

Toshiba TLCS-900/H1 Series Manual page 310

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:

Advertisement

ADREG2L
Bit symbol
ADR21
(12A4H)
Read/Write
Reset State
Function
Stores lower 2 bits of
AD conversion result.
ADREG2H
Bit symbol
ADR29
(12A5H)
Read/Write
Reset State
Function
ADREG3L
Bit symbol
ADR31
(12A6H)
Read/Write
Reset State
Function
Stores lower 2 bits of
AD conversion result.
ADREG3H
Bit symbol
ADR39
(12A7H)
Read/Write
Reset State
Function
Channel x
conversion result
AD Conversion Result Register 2 Low
7
6
5
ADR20
R
Undefined
AD Conversion Result Register 2 High
7
6
5
ADR28
ADR27
Stores upper 8 bits of AD conversion result.
AD Conversion Result Register 3 Low
7
6
5
ADR30
R
Undefined
AD Conversion Result Register 3 High
7
6
5
ADR38
ADR37
Stores upper 8 bits of AD conversion result.
9
8
7
6
ADREGxH
7
6
5
4
3
Figure 3.11.5 AD Converter Related Registers
92CH21-308
4
3
4
3
ADR26
ADR25
R
Undefined
4
3
4
3
ADR36
ADR35
R
Undefined
5
4
3
2
1
0
2
1
0
7
6
• Bits 5 to 1 are always read as 1.
• Bit0 is the AD conversion data storage flag <ADRxRF>.
When the AD conversion result is stored, the flag is set to
1. When either of the registers (ADREGxH, ADREGxL) is
read, the flag is cleared to 0.
TMP92CH21
2
1
ADR2RF
AD conversion
data storage flag
1: Conversion
result stored
2
1
ADR24
ADR23
2
1
ADR3RF
AD conversion
data storage flag
1: Conversion
result stored
2
1
ADR34
ADR33
ADREGxL
5
4
3
2
1
0
2009-06-19
0
R
0
0
ADR22
0
R
0
0
ADR32

Advertisement

loading

This manual is also suitable for:

Tmp92ch21fgJtmp92ch21