Table of Contents
Advertisement
f
/2
X
f
/2
2
X
f
/2
3
X
3
TCL06 TCL05 TCL04
Timer clock select
register 0
Remark
The circuitry enclosed by the dotted line is included in the output control circuit.
Figure 8-2. 16-Bit Timer/Event Counter (PWM Mode) Block Diagram
Internal bus
16-bit compare register (CR00)
PWM pulse generator
16-bit timer register (TM0)
16-bit capture register (CR01)
Internal bus
TOC01 TOE0
16-bit timer output
control register
TO0/
P30
P30 output
PM30
latch
Port mode register 3
Advertisement
Table of Contents
