NEC 78014Y Series User Manual page 493

Program counter (PC)
Stack pointer (SP)
Program status word (PSW)
RAM
Port (Output latch)
Port mode register
Pull-up resistor option register (PUO)
Processor clock control register (PCC)
Memory expansion mode register (MM)
Internal memory size switching register (IMS)
Oscillation stabilization time select register (OSTS)
16-bit timer/event counter
www.DataSheet4U.com
8-bit timer/event counter
Notes
Table 21-1. Hardware Status after Reset (1/2)
Note 1
Data memory
General register
Ports 0 to 3 (P0 to P3)
Ports 4 to 6 (P4 to P6)
(PM0)
(PM1, PM2, PM3, PM5, PM6)
Timer register (TM0)
Compare register (CR00)
Capture register (CR01)
Clock select register (TCL0)
Mode control register (TMC0)
Output control register (TOC0)
Timer registers (TM1, TM2)
Compare registers (CR10, CR20)
Clock select register (TCL1)
Mode control register (TMC1)
Output control register (TOC1)
1. During reset input or oscillation stabilization time wait, only the PC contents among the hardware status
become undefined. All other hardware status remain unchanged after reset.
2. When reset in the standby mode, pre-reset status is held even after reset.
3. The after-reset values of the memory size switching register (IMS) depend on products.
µ PD78011B, 78011BY: 42H, µ PD78012B, 78012BY: 44H, µ PD78013, 78013Y: C6H,
µ PD78014, 78014Y, 78P014, 78P014Y: C8H
CHAPTER 21 RESET FUNCTION
Hardware Status after Reset
The contents of reset
vector tables (0000H
and 0001H) are set.
Undefined
02H
Undefined Note 2
Undefined Note 2
00H
Undefined
1FH
FFH
00H
04H
10H
Note 3
04H
0000H
Undefined
Undefined
00H
00H
00H
00H
Undefined
00H
00H
00H
493