Table of Contents
Advertisement
(3) Various signals
Figure 16-10 shows RELT and CMDT operations.
SO0 Latch
(4) MSB/LSB switching as the start bit
The 3-wire serial I/O mode enables to select transfer to start at MSB or LSB.
Figure 16-11 shows the configuration of the serial I/O shift register 0 (SIO0) and internal bus. As shown in the
figure, MSB/LSB can be read/written in inverted form.
MSB/LSB switching as the start bit can be specified with bit 2 (CSIM02) of the serial operating mode register
0 (CSIM0).
www.DataSheet4U.com
Start bit switching is realized by switching the bit order for data write to SIO0. The SIO0 shift order remains
unchanged.
Thus, switch the MSB/LSB start bit before writing data to the shift register.
CHAPTER 16 SERIAL INTERFACE CHANNEL 0 ( µ PD78014Y Subseries)
Figure 16-10. RELT and CMDT Operations
RELT
CMDT
Figure 16-11. Circuit of Switching in Transfer Bit Order
7
6
Internal Bus
1
0
LSB Start
MSB Start
SI0
SO0
SCK0
Read/Write Gate
Shift Register 0 (SIO0)
Read/Write Gate
SO0 Latch
D
Q
343
Advertisement
Table of Contents
