Table of Contents
Advertisement
Internal Bus
Buffer RAM
ATE
DIR
Serial I/O Shift
SI1/P20
Register 1 (SIO1)
PM21
SO1/P21
PM23
STB/P23
BUSY/P24
SCK1/P22
PM22
Figure 17-1. Serial Interface Channel 1 Block Diagram
Automatic Data
Transmit/Receive
Address Pointer
(ADTP)
Internal Bus
DIR
RE
ARLD ERCE ERR
P21 Output Latch
Hand-
shake
ARLD
Serial Clock
Counter
SIO1 Write
Clear
R
Q
S
P22 Output Latch
Automatic Data Transmit
Receive Control Register
CSIE1
DIR
TRF
STRB BUSY1 BUSY0
TRF
Selector
Selector
Serial Operating Mode
Register 1
ATE CSIM11 CSIM10
INTCSI1
Selector
2
9
f
/2
to f
/2
X
X
4
TO2
TCL37 TCL36 TCL35 TCL34
Timer Clock Select
Register 3
Internal Bus
Advertisement
Table of Contents
