NEC 78014Y Series User Manual page 494

8-bit single-chip microcontrollers
Table of Contents

Advertisement

Watch timer
Watchdog timer
Serial interface
A/D converter
Interrupt
www.DataSheet4U.com
494
CHAPTER 21 RESET FUNCTION
Table 21-1. Hardware Status after Reset (2/2)
Hardware
Mode control register (TMC2)
Clock select register (TCL2)
Mode register (WDTM)
Clock select register (TCL3)
Shift registers (SIO0, SIO1)
Mode registers (CSIM0, CSIM1)
Serial bus interface control register (SBIC)
Slave address register (SVA)
Automatic data transmit/receive control register (ADTC)
Automatic data transmit/receive address pointer (ADTP)
Interrupt timing specify register (SINT)
Mode register (ADM)
Conversion result register (ADCR)
Input select register (ADIS)
Request flag registers (IF0L, IF0H)
Mask flag registers (MK0L, MK0H)
Priority specify flag registers (PR0L, PR0H)
External interrupt mode register (INTM0)
Key return mode register (KRM)
Sampling clock select register (SCS)
Status after Reset
00H
00H
00H
88H
Undefined
00H
00H
Undefined
00H
00H
00H
01H
Undefined
00H
00H
FFH
FFH
00H
02H
00H

Advertisement

Table of Contents
loading

Table of Contents