Data Memory
Space
www.DataSheet4U.com
CHAPTER 5 CPU ARCHITECTURE
Figure 5-5. Memory Map ( µ PD78P014, 78P014Y)
FFFFH
Special Function
Registers (SFR)
256 × 8 bits
F F 0 0 H
General Registers
FEFFH
32 × 8 bits
FEE0H
FEDFH
Internal High-Speed RAM
1024 × 8 bits
FB00H
FAFFH
Use Prohibited
FAE0H
FADFH
Buffer RAM
FAC0H
FABFH
Use Prohibited
FA80H
FA7FH
External Memory
31360 × 8 bits
Program
8 0 0 0 H
Memory
7FFFH
Space
Internal ROM
32768 × 8 bits
0 0 0 0 H
32 × 8 bits
7FFFH
Program Area
1000H
0FFFH
CALLF Entry Area
0800H
07FFH
Program Area
0080H
007FH
CALLT Table Area
0040H
003FH
Vector Table Area
0000H
99