Axi Bus Wait Cycle Set Register (Caxi_Bw) - Fujitsu MB86R02 Jade-D Hardware Manual

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64

7.4.10 AXI bus wait cycle set register (CAXI_BW)

Address
Bit
31
30
29
Name
Disp_RWait[3:0]
R/W
R/W
R/W
R/W
Initial value 0
0
0
Bit
15
14
13
Name
CPU_RWait[3:0]
R/W
R/W
R/W
R/W
Initial value 0
0
0
Bit field
Number
Name
31-28
Disp_RWait
(Read Wait)
27-24
Disp_WWAIT
(Write Wait)
23-20
Draw_RWAIT
(Read Wait)
19-16
Draw_WWAIT
(Write Wait)
15-12
CPU_RWAIT
(Read Wait)
11-8
CPU_WWait
(Write Wait)
FFF4_2000 + 28h
28
27
26
25
Disp_WWait[3:0]
R/W
R/W
R/W
R/W
0
0
0
0
12
11
10
9
CPU_WWait[3:0]
R/W
R/W
R/W
R/W
0
0
0
0
The Wait time of AXI Write BUS of MBUS2AXI Bridge (between the transactions) can be set by
this bit.
This setting can set even 0H(No Wait) - FH(15Cycle Wait).
The initial value is 0H(No Wait).
Note: 1Cycle is AXI 1Clock.
The Wait time of AXI Read BUS of MBUS2AXI Bridge (between the transactions) can be set by
this bit.
This setting can set even 0H(No Wait) - FH(15Cycle Wait).
The initial value is 0H(No Wait).
Note: 1Cycle is AXI 1Clock.
The Wait time of AXI Write BUS of MBUS2AXI Bridge (between the transactions) can be set by
this bit.
This setting can set even 0H(No Wait) - FH(15Cycle Wait).
The initial value is 0H(No Wait).
Note: 1Cycle is AXI 1Clock.
The Wait time of AXI Read BUS of MBUS2AXI Bridge (between the transactions) can be set by
this bit.
This setting can set even 0H(No Wait) - FH(15Cycle Wait).
The initial value is 0H(No Wait).
Note: 1Cycle is AXI 1Clock.
The Wait time of AXI Write BUS of AHB2AXI Bridge (between the transactions) can be set by this
bit.
This setting can set even 0H(No Wait) - FH(15Cycle Wait).
The initial value is 0H(No Wait).
Note: 1Cycle is AXI 1Clock.
The Wait time of AXI Read BUS of AHB2AXI Bridge (between the transactions) can be set by this
bit.
This setting can set even 0H(No Wait) - FH(15Cycle Wait).
The initial value is 0H(No Wait).
24
23
22
21
Draw_RWait[3:0]
R/W
R/W
R/W
R/W
0
0
0
0
8
7
6
5
PrimaryAHB_RWait[3:0]
R/W
R/W
R/W
R/W
0
0
0
0
Function
20
19
18
17
Draw_WWait[3:0]
R/W
R/W
R/W
R/W
0
0
0
0
4
3
2
1
PrimaryAHB_WWait[3:0]
R/W
R/W
R/W
R/W
0
0
0
0
16
R/W
0
0
R/W
0
7-15

Advertisement

Table of Contents
loading

Table of Contents