Ocd Impedance Setting Register 1 (Droisr1); Ocd Impedance Setting Register 2 (Droisr2) - Fujitsu MB86R02 Jade-D Hardware Manual

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
13.6.23

OCD impedance setting register 1 (DROISR1)

This register sets impedance adjustment value.
Address
Bit
15
14
13
Name
DRVN2
R/W
R/W
Initial value
0
1
0
Bit field
No.
Name
15-12
DRVN2
11-8
DRVP2
7-4
DRVN1
3-0
DRVP1
13.6.24

OCD impedance setting register 2 (DROISR2)

This register sets impedance adjustment value.
Address
Bit
15
14
13
Name
DRVN4
R/W
R/W
Initial value
0
1
0
Bit field
No.
Name
15-12
DRVN4
11-8
DRVP4
7-4
DRVN3
3-0
DRVP3
13-26
12
11
10
9
DRVP2
R/W
0
1
0
0
This register sets DRVN value of DQ[15:8], DQS1, and DM1
This register sets DRVP value of DQ[15:8], DQS1, and DM1
This register sets DRVN value of DQ[7:0], DQS0, and DM0
This register sets DRVP value of DQ[7:0], DQS0, and DM0
F300_0000
12
11
10
9
DRVP4
R/W
0
1
0
0
This register sets DRVN value of DQ[31:24], DQS3, and DM3
This register sets DRVP value of DQ[31:24], DQS3, and DM3
This register sets DRVN value of DQ[23:16], DQS2, and DM2
This register sets DRVP value of DQ[23:16], DQS2, and DM2
F300_0000
+ 98
H
H
8
7
6
5
DRVN1
R/W
1
0
1
0
Description
+ 9A
H
H
8
7
6
5
DRVN3
R/W
1
0
1
0
Description
4
3
2
1
DRVP1
R/W
0
1
0
0
4
3
2
1
DRVP3
R/W
0
1
0
0
0
1
0
1

Advertisement

Table of Contents
loading

Table of Contents