Fujitsu MB86R02 Jade-D Hardware Manual page 652

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
Reset value
Sync mixer 2 signal selection
Bit 14 - 12
SMX2SIGS_S4
select 4 000b=const zero,001b=sync sequencer output, 010b...111b sync pulse generator output
Bit 11 - 9
SMX2SIGS_S3
select 3
Bit 8 - 6
SMX2SIGS_S2
select 2
Bit 5 - 3
SMX2SIGS_S1
select 1
Bit 2 - 0
SMX2SIGS_S0
select 0
DIR_SMx2FctTable
Register address
BaseAddress + 4DC
Bit number
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Field name
R/W
Reset value
Sync mixer output = function table [a] a = s4*24+s3*23+s2*22+s1*21+s0*20
Bit 31 - 0
SMXFCT2
Sync mixer 0 function table
DIR_SMx3Sigs
Register
BaseAddress + 4E0
address
Bit number
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14
Field name
R/W
Reset value
Sync mixer 3 signal selection
Bit 14 - 12
SMX3SIGS_S4
select 4 000b=const zero,001b=sync sequencer output, 010b...111b sync pulse generator output
Bit 11 - 9
SMX3SIGS_S3
select 3
Bit 8 - 6
SMX3SIGS_S2
select 2
Bit 5 - 3
SMX3SIGS_S1
select 1
Bit 2 - 0
SMX3SIGS_S0
select 0
DIR_SMx3FctTable
Register address
BaseAddress + 4E4
Bit number
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Field name
R/W
Reset value
Sync mixer output = function table [a] a = s4*24+s3*23+s2*22+s1*21+s0*20
Bit 31 - 0
SMXFCT3
Sync mixer 0 function table
DIR_SMx4Sigs
Register
BaseAddress + 4E8
address
Bit number
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14
Field name
R/W
Reset value
Sync mixer 4 signal selection
Bit 14 - 12
SMX4SIGS_S4
select 4 000b=const zero,001b=sync sequencer output, 010b...111b sync pulse generator output
Bit 11 - 9
SMX4SIGS_S3
select 3
Bit 8 - 6
SMX4SIGS_S2
select 2
Bit 5 - 3
SMX4SIGS_S1
22-18
H
H
SMX3SIGS_S4 SMX3SIGS_S3 SMX3SIGS_S2 SMX3SIGS_S1 SMX3SIGS_S0
H
H
SMX4SIGS_S4 SMX4SIGS_S3 SMX4SIGS_S2 SMX4SIGS_S1 SMX4SIGS_S0
0
0
0
H
H
SMXFCT2
RW
0
H
13
12
11
10
9
8
7
RW
RW
RW
0
0
0
H
H
SMXFCT3
RW
0
H
13
12
11
10
9
8
7
RW
RW
RW
0
0
0
H
H
0
0
H
H
H
6
5
4
3
2
1
RW
RW
0
0
H
H
H
6
5
4
3
2
1
RW
RW
0
0
H
H
H
0
0

Advertisement

Table of Contents
loading

Table of Contents