Adcx Data Register (Adcxdata); Adcx Mode Register (Adcxmode); Adcx Power Down Control Register (Adcxxpd) - Fujitsu MB86R02 Jade-D Hardware Manual

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
26.9.3

ADCx data register (ADCxDATA)

This register is to store A/D converted data.
instance 0:FFF5_2000 + 00
Address
instance 1:FFF5_3000 + 00
Bit
31
30
29
Name
(Reserved)
R/W
R0
R0
R0
Initial value
0
0
0
Bit
15
14
13
Name
(Reserved)
R/W
R0
R0
R0
Initial value
0
0
0
Bit field
No.
Name
31-26
(Reserved)
25-16
DATA1[9:0]
15-10
(Reserved)
9-0
DATA0[9:0]
26.9.4

ADCx mode register (ADCxMODE)

This register is to set the sampling mode.
instance 0:FFF5_2000 + 04
Address
instance 1:FFF5_3000 + 04
Bit
31
30
29
Name
R/W
R0
R0
R0
Initial value
0
0
0
Bit
15
14
13
Name
R/W
R0
R0
R0
Initial value
0
0
0
Bit field
No.
Name
31-2
(Reserved)
1-0
MODE[1:0]
26.9.5

ADCx power down control register (ADCxXPD)

This register is to control A/D converter operation.
H
H
28
27
26
25
R0
R0
R0
R
0
0
0
0
12
11
10
9
R0
R0
R0
R
0
0
0
0
Description
It is a reserved bit.
Write access is ignored. Read value of these bits is always "0".
Output data from A/D converter input 1 is stored with polling operation.
When power down mode is set to release at ADCx power down control register
(ADCxXPD), data is imported to this register.
It is a reserved bit.
Write access is ignored. Read value of these bits is always "0".
Output data from A/D converter input 0 is stored with polling operation.
When power down mode is set to release at ADCx power down control register
(ADCxXPD), data is imported to this register.
H
H
28
27
26
25
R0
R0
R0
R0
0
0
0
0
12
11
10
9
(Reserved)
R0
R0
R0
R0
0
0
0
0
Description
It is a reserved bit.
Write access is ignored. Read value of these bits is always "0".
Sample Mode. If it is 2'b00, only input 0 is continuously sampled, if it is 2'b01, only input 1
is continuously sampled, if it is 2'b10, both inputs are continuously sampled interleaved,
setting 2'b11 is reserved
24
23
22
21
DATA1[9:0]
R
R
R
R
0
0
0
0
8
7
6
5
DATA0[9:0]
R
R
R
R
0
0
0
0
24
23
22
21
(Reserved)
R0
R0
R0
R0
0
0
0
0
8
7
6
5
R0
R0
R0
R0
0
0
0
0
20
19
18
17
R
R
R
R
0
0
0
0
4
3
2
1
R
R
R
R
0
0
0
0
20
19
18
17
R0
R0
R0
R0
0
0
0
0
4
3
2
1
MODE[1:0]
R0
R0
R0
R/W R/W
0
0
0
0
26-7
16
R
0
0
R
0
16
R0
0
0
0

Advertisement

Table of Contents
loading

Table of Contents