Table of Contents
Advertisement
LH75400/01/10/11 (Preliminary) User's Guide
23.3.2.9 Interrupt Status Register
IS is the Interrupt Status Register. This Read Only register provides the unmasked value
of each interrupt.
BIT
FIELD
RESET
RW
BIT
FIELD
RESET
RW
ADDR
31
30
29
28
27
0
0
0
0
0
R
R
R
R
R
15
14
13
12
11
0
0
0
0
0
R
R
R
R
R
Table 23-19. IS Register Definitions
BIT
NAME
31:5
///
4
BROWNOUTINTR_UM
3
PENSYNC_UM
2
EOSINTR_UM
1
FWATERINTR_UM
0
FOVRNINTR_UM
Analog-to-Digital Converter/Brownout Detector
Table 23-18. IS Register
26
25
24
23
///
0
0
0
0
R
R
R
R
10
9
8
7
///
0
0
0
0
R
R
R
R
0xFFFC3000 + 0x1C
DESCRIPTION
Reserved Read as zero.
Brown-Out Interrupt Status
0 = Brown-out Interrupt is not active.
1 = Brown-out Interrupt is active.
Pen Interrupt Status
0 = Pen Interrupt is not active.
1 = Pen Interrupt is active.
End-of-Sequence Interrupt Active
0 = EOCIA Interrupt is not active.
1 = EOCIA Interrupt is active.
FIFO Watermark Interrupt Active
0 = FIFO Watermark Interrupt is not active.
1 = FIFO Watermark Interrupt is active.
FIFO Overrun Interrupt Active
0 = FIFO Overrun Interrupt is not active.
1 = FIFO Overrun Interrupt is active.
6/25/03
22
21
20
19
18
0
0
0
0
0
R
R
R
R
R
6
5
4
3
2
0
0
1
0
0
R
R
R
R
R
17
16
0
0
R
R
1
0
0
0
R
R
23-19
Advertisement
Table of Contents
