Mitsubishi Electric MELSEC Q Series Reference Manual page 454

Cc-link ie controller network
Hide thumbs Also See for MELSEC Q Series:
Table of Contents

Advertisement

(1) Setting data
Setting data
"Jn"/Jn
"Un"/Un
n1
n2
n3
452
*1
Network No. of the target station (1 to 239, 254)
254: The network specified in Valid module during other station access
Start I/O number of the own station's CC-Link IE Controller Network module
(00 to FE
: The higher two digits of the 3-digit I/O number)
H
Channel used by own station (1 to 8)
Specify the channel used by the own station. (
(1))
Target station No.
Specify the station No. of the target station.
(1)
Station No. specification
When own station is Universal model QCPU: 1 to 120
When own station is other than Universal model QCPUs: 1 to 64
(2)
Group specification
81
to A0
: All stations of a group (No.1 to 32)
H
H
(3)
All stations
FF
: All stations of the target network No. (Except the own station)
H
To specify a group or all stations
• Set "0000
" or "03FF
H
Section 9.2.2 (3))
• When the target station is on the CC-Link IE Field Network, stations cannot
be specified as a group.
• To check if data has been properly written in the target station, check if the
CPU module on the target station of the write destination is in the STOP
status.
Specify the CPU module on the station to be accessed.
Set value
0000
H
03D0
H
03D1
H
03D2
H
03D3
H
03E0
H
03E1
H
03E2
H
03E3
H
03FF
H
When the instruction is executed with control system CPU (03D0
system CPU (03D1
) specified, if system switching occurs at the target station,
H
the instruction execution may fail. (Error code: 4244
If the instruction has failed with the above error, execute it again.
Description
" for Target station's CPU type (n3). (
H
Description
Control CPU (The access target is the same as when
"03FF
" is specified.)
H
Control system CPU (Redundant CPU only)
Standby system CPU (Redundant CPU only)
System A CPU (Redundant CPU only)
System B CPU (Redundant CPU only)
• Target station CPU (single CPU system)
• Multi-CPU No.1
• Control CPU (single CPU system)
• Multiple CPU system No.1
Multiple CPU system No.2
Multiple CPU system No.3
Multiple CPU system No.4
Control CPU
H
String/
Binary 16 bits
Page 328, Section 9.2.2
Page 329,
Binary 16 bits
) or standby
H
, 4248
)
H
Data type

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec qj71gp21-sxMelsec qj71gp21s-sx

Table of Contents