Registers; Register Mapping; Table 8-1: S1D13706 Register Set - Epson S1D13706 Technical Manual

Epson Research and Development
Vancouver Design Center

8 Registers

8.1 Register Mapping

8.2 Register Set
Register
REG[00h] Revision Code Register
REG[02h] Configuration Readback Register
REG[04h] Memory Clock Configuration Register
REG[08h] Look-Up Table Blue Write Data Register
REG[0Ah] Look-Up Table Red Write Data Register
REG[0Ch] Look-Up Table Blue Read Data Register
REG[0Eh] Look-Up Table Red Read Data Register
REG[10h] Panel Type Register
REG[12h] Horizontal Total Register
REG[16h] Horizontal Display Period Start Position Register 0
REG[18h] Vertical Total Register 0
REG[1Ch] Vertical Display Period Register 0
REG[1Eh] Vertical Display Period Start Position Register 0
REG[20h] FPLINE Pulse Width Register
REG[23h] FPLINE Pulse Start Position Register 1
REG[26h] FPFRAME Pulse Start Position Register 0
REG[28h] D-TFD GCP Index Register
REG[70h] Display Mode Register
REG[74h] Main Window Display Start Address Register 0
REG[76h] Main Window Display Start Address Register 2
REG[79h] Main Window Line Address Offset Register 1
Hardware Functional Specification
Issue Date: 01/11/13
This section discusses how and where to access the S1D13706 registers. It also provides
detailed information about the layout and usage of each register.
The S1D13706 registers are memory-mapped. When the system decodes the input pins as
CS# = 0 and M/R# = 0, the registers may be accessed. The register space is decoded by
A[16:0].
The S1D13706 register set is as follows.

Table 8-1: S1D13706 Register Set

Read-Only Configuration Registers
Clock Configuration Registers
Look-Up Table Registers
Panel Configuration Registers
Display Mode Registers
Pg
96 REG[01h] Display Buffer Size Register
97
97 REG[05h] Pixel Clock Configuration Register
99 REG[09h] Look-Up Table Green Write Data Register
99 REG[0Bh] Look-Up Table Write Address Register
100 REG[0Dh] Look-Up Table Green Read Data Register
101 REG[0Fh] Look-Up Table Read Address Register
101 REG[11h] MOD Rate Register
103 REG[14h] Horizontal Display Period Register
104 REG[17h] Horizontal Display Period Start Position Register 1
105 REG[19h] Vertical Total Register 1
105 REG[1Dh] Vertical Display Period Register 1
106 REG[1Fh] Vertical Display Period Start Position Register 1
106 REG[22h] FPLINE Pulse Start Position Register 0
107 REG[24h] FPFRAME Pulse Width Register
108 REG[27h] FPFRAME Pulse Start Position Register 1
108 REG[2Ch] D-TFD GCP Data Register
109 REG[71h] Special Effects Register
113 REG[75h] Main Window Display Start Address Register 1
113 REG[78h] Main Window Line Address Offset Register 0
114
Register
X31B-A-001-08
Page 95
Pg
97
98
99
100
100
101
103
103
104
105
105
106
107
107
108
108
111
113
114
S1D13706