S1D13706 Hardware Configuration; Register/Memory Mapping - Epson S1D13706 Technical Manual

Embedded memory lcd controller
Hide thumbs Also See for S1D13706:
Table of Contents

Advertisement

Epson Research and Development
Vancouver Design Center

4.3 S1D13706 Hardware Configuration

S1D13706
Pin Name
CNF[2:0]
101 = REDCAP2 Host Bus Interface
CNF3
GPIO pins as inputs at power-on
CNF4
Big Endian bus interface
CNF5
WAIT# is active high
CLKI to BCLK divide select:
CNF7 CNF6
0
CNF[7:6]
0
1
1
= configuration for REDCAP2 microprocessor

4.4 Register/Memory Mapping

Note
Interfacing to the Motorola RedCap2 DSP With Integrated MCU
Issue Date: 01/02/23
The S1D13706 uses CNF7 through CNF0 to allow selection of the bus mode and other
configuration data on the rising edge of RESET#. For details on configuration, refer to the
S1D13706 Hardware Functional Specification, document number X31B-A-001-xx.
The following table shows the configuration required for this implementation of a
S1D13706 to Motorola REDCAP2 microprocessor.
Table 4-2: Summary of Power-On/Reset Options
state of this pin at rising edge of RESET# is used to configure:(1/0)
1
CLKI to BCLK Divide Ratio
0
1 : 1
1
2 : 1
0
3 : 1
1
4 : 1
The S1D13706 is a memory mapped device. The S1D13706 uses two 128K byte blocks
which are selected using A17 from the REDCAP2 bus (A17 is connected to the S1D13706
M/R# pin). The internal registers occupy the first 128K byte block and the 80K byte display
buffer occupies the second 128K byte block. In this example, the S1D13706 internal
registers are accessed starting at address 4100 0000h and the display buffer is accessed
starting at address 4102 0000h.
Each Chip Select on the REDCAP2 is allocated a 16M byte block. However, the S1D13706
only needs a 256K byte block of memory to accommodate its register set and 80K byte
display buffer. For this reason, only address bits A[17:0] are used while A[21:18] are
ignored. The S1D13706's memory and register are aliased every 256K bytes in the 16M
byte CS1 address space.
If aliasing is not desirable, the upper addresses must be fully decoded.
0
GPIO pins as HR-TFT/ D-TFD outputs
Little Endian bus interface
WAIT# is active low
Page 15
S1D13706
X31B-G-014-02

Advertisement

Table of Contents
loading

Table of Contents