Table 4-9: Host Bus Interface Pin Mapping - Epson S1D13706 Technical Manual

Embedded memory lcd controller
Hide thumbs Also See for S1D13706:
Table of Contents

Advertisement

Page 30
4.6 Host Bus Interface Pin Mapping
S1D13706
Generic #1
Pin Name
AB[16:1]
A[16:1]
1
AB0
A0
DB[15:0]
D[15:0]
CS#
External Decode
M/R#
CLKI
BUSCLK
BS#
Connected to V
RD/WR#
RD1#
RD#
RD0#
WE0#
WE0#
WE1#
WE1#
WAIT#
WAIT#
RESET#
RESET#
S1D13706
X31B-A-001-08

Table 4-9: Host Bus Interface Pin Mapping

Hitachi
Generic #2
SH-3 /SH-4
A[16:1]
A[16:1]
A0
D[15:0]
D[15:0]
CSn#
BUSCLK
CKIO
DD
Connected to
RD/WR#
V
DD
RD#
WE#
WE0#
BHE#
WE1#
WAIT#/
WAIT#
RDY#
RESET#
RESET#
Note
1
A0 for these busses is not used internally by the S1D13706 and should be connected to V
2
If the target MC68K bus is 32-bit, then these signals should be connected to D[31:16].
Motorola
MC68K #1
A[16:1]
1
A0
LDS#
D[15:0]
External Decode
External Decode
CLK
BS#
AS#
R/W#
Connected to
RD#
V
DD
Connected to
V
DD
UDS#
DTACK#
RESET#
Epson Research and Development
Vancouver Design Center
Motorola
Motorola
MC68K #2
REDCAP2
A[16:1]
A[16:1]
1
A0
A0
2
D[15:0]
D[15:0]
CSn
CLK
CLK
AS#
Connected to V
R/W#
R/W
SIZ1
OE
SIZ0
EB1
DS#
EB0
DSACK1#
N/A
RESET#
RESET_OUT
Hardware Functional Specification
Issue Date: 01/11/13
Motorola
MC68EZ328/
MC68VZ328
DragonBall
A[16:1]
1
A0
D[15:0]
CSX
CLKO
DD
Connected to
V
DD
OE
LWE
UWE
DTACK
RESET
.
SS

Advertisement

Table of Contents
loading

Table of Contents