Display Mode Registers - Epson S1D13706 Technical Manual

Embedded memory lcd controller
Hide thumbs Also See for S1D13706:
Table of Contents

Advertisement

Epson Research and Development
Vancouver Design Center

8.3.5 Display Mode Registers

Display Mode Register
REG[70h]
Dithering
Display Blank
Disable
7
6
bit 7
bit 6
Note
Hardware Functional Specification
Issue Date: 01/11/13
Hardware
Software
Video Invert
Video Invert
Enable
5
Display Blank
When this bit = 0, the LCD display pipeline is enabled.
When this bit = 1, the LCD display pipeline is disabled and all LCD data outputs are
forced to zero (i.e., the screen is blanked).
Dithering Disable
Dithering allows 64 intensity levels for each color component (RGB). In monochrome
modes where only the Green color component of the Look-Up-Table is used, 64 shades of
gray are available for each position used in the LUT. In color modes, 64 shades of color
are available for each color component resulting in 256K possible color combinations.
When this bit = 0, dithering is enabled for passive LCD panels.
When this bit = 1, dithering is disabled for passive LCD panels.
This bit does not refer to the number of simultaneously displayed colors but rather the
maximum available colors (refer to Table 8-9: "LCD Bit-per-pixel Selection," on page
111 for the maximum number of simultaneously displayed colors).
n/a
4
3
Read/Write
Bit-per-pixel Select Bits 2-0
2
1
X31B-A-001-08
Page 109
0
S1D13706

Advertisement

Table of Contents
loading

Table of Contents