Epson S1D13706 Technical Manual page 172

Embedded memory lcd controller
Hide thumbs Also See for S1D13706:
Table of Contents

Advertisement

Page 12
Value
Value
Register
(Hex)
(Binary)
70h
83
1000 0011
71h
00
0000 0000
74h
00
0000 0000
75h
00
0000 0000
76h
00
0000 0000
78h
50
0101 0000
79h
00
0000 0000
7Ch
00
0000 0000
7Dh
00
0000 0000
7Eh
00
0000 0000
80h
50
0101 0000
81h
00
0000 0000
84h
00
0000 0000
85h
00
0000 0000
88h
00
0000 0000
89h
00
0000 0000
8Ch
4F
0100 1111
8Dh
00
0000 0000
90h
EF
1110 1111
91h
00
0000 0000
A0h
00
0000 0000
A1h
00
0000 0000
A2h
00
0000 0000
A3h
00
0000 0000
A4h
00
0000 0000
A5h
00
0000 0000
A8h
00
0000 0000
A9h
80
1000 0000
S1D13706
X31B-G-003-03
Table 2-1: Example Register Values (Continued)
Description
Display Mode Setting Configuration
Selects the following:
• display blank = screen is blanked
• dithering = enabled
• hardware video invert = disabled
• software video invert = video data is not inverted
• color depth = 8 bpp
Selects the following:
• display data word swap = disabled
• display data byte swap = disabled
• sub-window enable = disabled
• SwivelView Mode = not rotated
Sets the main window display start address
Sets the main window line address offset
Sets the sub-window display start address
Sets the sub-window line address offset
Sets the sub-window X start position
Sets the sub-window Y start position
Sets the sub-window X end position
Sets the sub-window Y end position
Miscellaneous Register Configuration
Disables power save mode
Reserved register. Must be written 00h.
Set reserved bit 7 to 0
Reserved register. Must be written 00h.
Clears the scratch pad registers
GPIO Pin Configuration
GPIO[6:0] pins are configured as input pins
Bit 7 set to 1 to enable GPIO pin inputs.
Epson Research and Development
Vancouver Design Center
Notes
Programming Notes and Examples
Issue Date: 01/02/23

Advertisement

Table of Contents
loading

Table of Contents