Figure 3-3: Typical System Diagram (Hitachi Sh-4 Bus); Figure 3-4: Typical System Diagram (Hitachi Sh-3 Bus) - Epson S1D13706 Technical Manual

Embedded memory lcd controller
Hide thumbs Also See for S1D13706:
Table of Contents

Advertisement

Epson Research and Development
Vancouver Design Center
SH-4
BUS
A[25:17]
CSn#
A[16:1]
D[15:0]
WE0#
WE1#
BS#
RD/WR#
RD#
RDY#
CKIO
RESET#
SH-3
BUS
A[25:17]
CSn#
A[16:1]
D[15:0]
WE0#
WE1#
BS#
RD/WR#
RD#
WAIT#
CKIO
RESET#
Hardware Functional Specification
Issue Date: 01/11/13
M/R#
Decoder
CS#
AB[16:1]
DB[15:0]
WE0#
WE1#
BS#
RD/WR#
RD#
WAIT#
CLKI
RESET#
AB0
VSS

Figure 3-3: Typical System Diagram (Hitachi SH-4 Bus)

M/R#
Decoder
CS#
AB[16:1]
DB[15:0]
WE0#
WE1#
BS#
RD/WR#
RD#
WAIT#
CLKI
RESET#
AB0
VSS

Figure 3-4: Typical System Diagram (Hitachi SH-3 Bus)

.
Oscillator
S1D13706
.
Oscillator
FPDAT[17:0]
S1D13706
FPDAT15
D11
FPDAT12
D10
FPDAT[9:0]
D[9:0]
FPFRAME
FPFRAME
FPLINE
FPLINE
FPSHIFT
FPSHIFT
DRDY
DRDY
GPO
D[17:0]
FPFRAME
FPFRAME
FPLINE
FPLINE
FPSHIFT
FPSHIFT
DRDY
DRDY
GPO
X31B-A-001-08
Page 15
12-bit
TFT
Display
18-bit
TFT
Display
S1D13706

Advertisement

Table of Contents
loading

Table of Contents