Epson S1C17624 Technical Manual page 154

Cmos 16-bit single chip microcontroller
Table of Contents

Advertisement

interrupts in comparator mode
Compare a interrupt
This interrupt request is generated when the counter matches the compare A register value during counting
in comparator mode. It sets the interrupt flag CAIF/T16A_IFLGx register in the T16A2 module to 1.
To use this interrupt, set CAIE/T16A_IENx register to 1. If CAIE is set to 0 (default), interrupt requests for
this cause is not sent to the ITC.
Compare B interrupt
This interrupt request is generated when the counter matches the compare B register value during counting
in comparator mode. It sets the interrupt flag CBIF/T16A_IFLGx register in the T16A2 module to 1.
To use this interrupt, set CBIE/T16A_IENx register to 1. If CBIE is set to 0 (default), interrupt requests for
this cause is not sent to the ITC.
interrupts in capture mode
Capture a interrupt
This interrupt request is generated when the counter value is captured in the capture A register by an exter-
nal trigger during counting in capture mode. It sets the interrupt flag CAPAIF/T16A_IFLGx register in the
T16A2 module to 1.
To use this interrupt, set CAPAIE/T16A_IENx register to 1. If CAPAIE is set to 0 (default), interrupt re-
quests for this cause is not sent to the ITC.
Capture B interrupt
This interrupt request is generated when the counter value is captured in the capture B register by an exter-
nal trigger during counting in capture mode. It sets the interrupt flag CAPBIF/T16A_IFLGx register in the
T16A2 module to 1.
To use this interrupt, set CAPBIE/T16A_IENx register to 1. If CAPBIE is set to 0 (default), interrupt re-
quests for this cause is not sent to the ITC.
Capture a overwrite interrupt
This interrupt request is generated if the capture A register is overwritten by a new external trigger when
the capture A interrupt flag CAPAIF has been set (a counter value has already been loaded to the capture A
register). It sets the interrupt flag CAPAOWIF/T16A_IFLGx register in the T16A2 module to 1.
To use this interrupt, set CAPAOWIE/T16A_IENx register to 1. If CAPAOWIE is set to 0 (default),
interrupt requests for this cause is not sent to the ITC.
CAPAOWIF will be set if the capture A register is overwritten when CAPAIF has been set regardless of
whether the capture A register has been read or not. Therefore, be sure to reset CAPAIF immediately after
the capture A register is read.
Capture B overwrite interrupt
This interrupt request is generated if the capture B register is overwritten by a new external trigger when
the capture B interrupt flag CAPBIF has been set (a counter value has already been loaded to the capture B
register). It sets the interrupt flag CAPBOWIF/T16A_IFLGx register in the T16A2 module to 1.
To use this interrupt, set CAPBOWIE/T16A_IENx register to 1. If CAPBOWIE is set to 0 (default),
interrupt requests for this cause is not sent to the ITC.
CAPBOWIF will be set if the capture B register is overwritten when CAPBIF has been set regardless of
whether the capture B register has been read or not. Therefore, be sure to reset CAPBIF immediately after
the capture B register is read.
If the interrupt flag is set to 1 when the interrupt has been enabled, the T16A2 module outputs an interrupt request
to the ITC. An interrupt is generated if the ITC and S1C17 core interrupt conditions are satisfied.
For more information on interrupt control registers and the operation when an interrupt occurs, see the "Interrupt
Controller (ITC)" chapter.
S1C17624/604/622/602/621 TeChniCal Manual
Seiko epson Corporation
13 16-BiT PWM TiMeRS (T16a2)
13-11

Advertisement

Table of Contents
loading

This manual is also suitable for:

S1c17604S1c17622S1c17602S1c17621

Table of Contents