Table of Contents
Advertisement
Appendix A List of I/O Registers
internal peripheral circuit area 1 (0x4000–0x43ff)
Peripheral
address
MISC register
0x4020
(8-bit device)
UART
0x4100
(with IrDA)
0x4101
Ch.0
0x4102
(8-bit device)
0x4103
0x4104
0x4105
UART
0x4120
(with IrDA)
0x4121
Ch.1
0x4122
(8-bit device)
0x4123
0x4124
0x4125
Fine mode
0x4200
8-bit timer
0x4202
Ch. 0
0x4204
(16-bit device)
0x4206
0x4208
16-bit timer
0x4220
Ch. 0
0x4222
(16-bit device)
0x4224
0x4226
0x4228
16-bit timer
0x4240
Ch. 1
0x4242
(16-bit device)
0x4244
0x4246
0x4248
16-bit timer
0x4260
Ch. 2
0x4262
(16-bit device)
0x4264
0x4266
0x4268
Fine mode
0x4280
8-bit timer
0x4282
Ch. 1
0x4284
(16-bit device)
0x4286
0x4288
Interrupt
0x4306
controller
0x4308
(16-bit device)
0x430a
0x430c
0x430e
0x4310
0x4312
0x4314
0x4316
0x4318
SPI Ch.0
0x4320
(16-bit device)
0x4322
0x4324
0x4326
2
I
C master
0x4340
(16-bit device)
0x4342
0x4344
0x4346
S1C17624/604/622/602/621 TeChniCal Manual
Register name
PSC_CTL
Prescaler Control Register
UART_ST0
UART Ch.0 Status Register
UART_TXD0
UART Ch.0 Transmit Data Register
UART_RXD0
UART Ch.0 Receive Data Register
UART_MOD0
UART Ch.0 Mode Register
UART_CTL0
UART Ch.0 Control Register
UART_EXP0
UART Ch.0 Expansion Register
UART_ST1
UART Ch.1 Status Register
UART_TXD1
UART Ch.1 Transmit Data Register
UART_RXD1
UART Ch.1 Receive Data Register
UART_MOD1
UART Ch.1 Mode Register
UART_CTL1
UART Ch.1 Control Register
UART_EXP1
UART Ch.1 Expansion Register
T8F_CLK0
T8F Ch.0 Count Clock Select Register
T8F_TR0
T8F Ch.0 Reload Data Register
T8F_TC0
T8F Ch.0 Counter Data Register
T8F_CTL0
T8F Ch.0 Control Register
T8F_INT0
T8F Ch.0 Interrupt Control Register
T16_CLK0
T16 Ch.0 Count Clock Select Register
T16_TR0
T16 Ch.0 Reload Data Register
T16_TC0
T16 Ch.0 Counter Data Register
T16_CTL0
T16 Ch.0 Control Register
T16_INT0
T16 Ch.0 Interrupt Control Register
T16_CLK1
T16 Ch.1 Count Clock Select Register
T16_TR1
T16 Ch.1 Reload Data Register
T16_TC1
T16 Ch.1 Counter Data Register
T16_CTL1
T16 Ch.1 Control Register
T16_INT1
T16 Ch.1 Interrupt Control Register
T16_CLK2
T16 Ch.2 Count Clock Select Register
T16_TR2
T16 Ch.2 Reload Data Register
T16_TC2
T16 Ch.2 Counter Data Register
T16_CTL2
T16 Ch.2 Control Register
T16_INT2
T16 Ch.2 Interrupt Control Register
T8F_CLK1
T8F Ch.1 Count Clock Select Register
T8F_TR1
T8F Ch.1 Reload Data Register
T8F_TC1
T8F Ch.1 Counter Data Register
T8F_CTL1
T8F Ch.1 Control Register
T8F_INT1
T8F Ch.1 Interrupt Control Register
ITC_LV0
Interrupt Level Setup Register 0
ITC_LV1
Interrupt Level Setup Register 1
ITC_LV2
Interrupt Level Setup Register 2
ITC_LV3
Interrupt Level Setup Register 3
ITC_LV4
Interrupt Level Setup Register 4
ITC_LV5
Interrupt Level Setup Register 5
ITC_LV6
Interrupt Level Setup Register 6
ITC_LV7
Interrupt Level Setup Register 7
ITC_LV8
Interrupt Level Setup Register 8
ITC_LV9
Interrupt Level Setup Register 9
SPI_ST0
SPI Ch.0 Status Register
SPI_TXD0
SPI Ch.0 Transmit Data Register
SPI_RXD0
SPI Ch.0 Receive Data Register
SPI_CTL0
SPI Ch.0 Control Register
2
I2CM_EN
I
C Master Enable Register
I2CM_CTL
I
2
C Master Control Register
I2CM_DAT
I
2
C Master Data Register
I2CM_ICTL
I
2
C Master Interrupt Control Register
Seiko epson Corporation
aPPenDiX a liST OF i/O ReGiSTeRS
Function
Controls prescalers.
Indicates transfer, buffer and error statuses.
Transmit data
Receive data
Sets transfer data format.
Controls data transfer.
Sets IrDA mode.
Indicates transfer, buffer and error statuses.
Transmit data
Receive data
Sets transfer data format.
Controls data transfer.
Sets IrDA mode.
Selects a count clock.
Sets reload data.
Counter data
Sets the timer mode and starts/stops the timer.
Controls the interrupt.
Selects a count clock.
Sets reload data.
Counter data
Sets the timer mode and starts/stops the timer.
Controls the interrupt.
Selects a count clock.
Sets reload data.
Counter data
Sets the timer mode and starts/stops the timer.
Controls the interrupt.
Selects a count clock.
Sets reload data.
Counter data
Sets the timer mode and starts/stops the timer.
Controls the interrupt.
Selects a count clock.
Sets reload data.
Counter data
Sets the timer mode and starts/stops the timer.
Controls the interrupt.
Sets the P0 and P1 interrupt levels.
Sets the SWT and CT/RTC interrupt levels.
Sets the T8OSC1 and SVD interrupt levels.
Sets the LCD/T16A2 Ch.0 and T16E Ch.0
interrupt levels.
Sets the T8F Ch.0&1 and T16 Ch.0 interrupt
levels.
Sets the T16 Ch.1 and T16 Ch.2 interrupt
levels.
Sets the UART Ch.0 and I2CS/UART Ch.1
interrupt levels.
Sets the SPI Ch.0 and I2CM interrupt levels.
Sets the REMC and T16A2 Ch.1 interrupt
levels.
Sets the ADC10 and RFC interrupt levels.
Indicates transfer and buffer statuses.
Transmit data
Receive data
Sets the SPI mode and enables data transfer.
2
Enables the I
C master module.
Controls the I
2
C master operation and
indicates transfer status.
Transmit/receive data
Controls the I
2
C master interrupt.
aP-a-1
Advertisement
Table of Contents
