Epson S1C17624 Technical Manual page 196

Cmos 16-bit single chip microcontroller
Table of Contents

Advertisement

D4
Chln: Character length Select Bit
Selects the serial transfer data length.
1 (R/W): 8 bits
0 (R/W): 7 bits (default)
D3
PRen: Parity enable Bit
Enables the parity function.
1 (R/W): With parity
0 (R/W): No parity (default)
PREN is used to select whether received data parity checking is performed and whether a parity bit is
added to transmit data. Setting PREN to 1 parity-checks the received data. A parity bit is automatically
added to the transmit data. If PREN is set to 0, no parity bit is checked or added.
D2
PMD: Parity Mode Select Bit
Selects the parity mode.
1 (R/W): Odd parity
0 (R/W): Even parity (default)
Writing 1 to PMD selects odd parity; writing 0 to it selects even parity. Parity checking and parity bit
addition are enabled only when PREN is set to 1. The PMD setting is disabled if PREN is 0.
D1
STPB: Stop Bit Select Bit
Selects the stop bit length.
1 (R/W): 2 bits
0 (R/W): 1 bit (default)
Writing 1 to STPB selects 2 stop bits; writing 0 to it selects 1 bit. The start bit is fixed at 1 bit.
D0
SSCK: input Clock Select Bit
Selects the input clock.
1 (R/W): External clock (SCLKx)
0 (R/W): Internal clock (default)
Select whether the internal clock (T8F output clock) or an external clock (input via SCLKx pin) is used.
Writing 1 to SSCK selects an external clock; Writing 0 to it selects the internal clock.
uaRT Ch.x Control Registers (uaRT_CTlx)
Register name address
Bit
uaRT Ch.x
0x4104
D7
Control Register
0x4124
D6
(uaRT_CTlx)
(8 bits)
D5
D4
D3–2 –
D1
D0
D7
Reserved
D6
Reien: Receive error interrupt enable Bit
Enables interrupt requests to the ITC when a receive error occurs.
1 (R/W): Enabled
0 (R/W): Disabled (default)
Set this bit to 1 to process receive errors using interrupts.
D5
Rien: Receive Buffer Full interrupt enable Bit
Enables interrupt requests to the ITC caused when the received data quantity in the receive data buffer
reaches the quantity specified in RBFI.
1 (R/W): Enabled
0 (R/W): Disabled (default)
Set this bit to 1 to read received data using interrupts.
S1C17624/604/622/602/621 TeChniCal Manual
name
Function
reserved
Reien
Receive error int. enable
Rien
Receive buffer full int. enable
Tien
Transmit buffer empty int. enable
reserved
RBFi
Receive buffer full int. condition setup 1 2 bytes
RXen
UART enable
Seiko epson Corporation
Setting
init. R/W
1 Enable
0 Disable
1 Enable
0 Disable
1 Enable
0 Disable
0 1 byte
1 Enable
0 Disable
18 uaRT
Remarks
0 when being read.
0
R/W
0
R/W
0
R/W
0 when being read.
0
R/W
0
R/W
18-11

Advertisement

Table of Contents
loading

This manual is also suitable for:

S1c17604S1c17622S1c17602S1c17621

Table of Contents